ASIC Design Engineer

Remote

  • SF Bay Area · Boston
  • Posted 100 days ago
Apply on the company site

Checked at the source just now

With your free Joonow account, you continue to the company site and the job stays in your applications.

No real employer charges a fee, a course, an exam or a uniform. Suspicious?

Job description

What We’re Looking For:

We’re looking for ASIC design engineers to contribute to and own blocks in the development of the A-0 and A-1 wafer products, across both the XPU, memory chiplet and other dies on the wafer. 

Ideal Background:

An ideal candidate will have: 

  • Hands-on experience with multiple advanced node tapeouts
  • Ownership of ASIC design portion of at least one block in multiple advanced node tapeouts
  • Understanding of PPA improvement and what levers exist for each level of the stack 
  • Ability to think creatively about methodology for fast design iterations 

Nice to Have

  • Hands-on experience with ASIC design process for large die (ideally reticle max) chips 
  • Hands-on experience with ASIC design process for AI chips 
  • Hands-on experience with multi-die/multi-chiplet/MCM designs 

Get ready for this job

Apply