DFT Lead

Remote

  • SF Bay Area · Boston
  • Posted 98 days ago
Apply on the company site

Checked at the source 7 h ago

With your free Joonow account, you continue to the company site and the job stays in your applications.

No real employer charges a fee, a course, an exam or a uniform. Suspicious?

Job description

What We’re Looking For:

We’re looking for DFT engineers to contribute to and own DFT efforts for blocks and entire dies on the A-0 and A-1 wafer-scale systems. 

Ideal Background

  • Experience leading DFT efforts for multiple advanced node SoC tapeouts 

Nice to Have

  • Experience leading DFT efforts for large die area (eg reticle-max) chips 
  • Experience leading DFT efforts for multi-die/multi-chiplet/MCM designs 
  • Experience leading DFT efforts for AI accelerator SoCs

Get ready for this job

Apply